Markus Fröschle fb71e53c7e fix timing violation at border color assignment

2016-04-14 18:11:14 +00:00

FPGA_Quartus_13.1

fix timing violation at border color assignment

2016-04-14 18:11:14 +00:00

Description

No description provided

10 MiB

Languages

VHDL 83.4%

Verilog 13.1%

PHP 2.1%

Tcl 0.6%

Assembly 0.4%

Other 0.4%