ragnar/FPGA_Config
1
0
Fork 0
forked from Firebee/FPGA_Config
Code Pull Requests Activity

add .gitignore and Makefile

Browse Source
This commit is contained in:
Markus Fröschle
2019-08-28 08:12:52 +02:00
parent 02834eaa01
commit 1b90408416
2 changed files with 44 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
FPGA_by_Fredi/.gitignore vendored Normal file
View File

@@ -0,0 +1,5 @@
db
incremental_db
*.rpt
*.summary

39
FPGA_by_Fredi/Makefile Normal file
View File

@@ -0,0 +1,39 @@
SHELL=/bin/csh
ifeq ($(OS),Windows_NT)
ALTPATH=c:/opt/altera/9.1sp2/quartus/bin64
else
ALTPATH=/opt/altera/9.1sp2/quartus/bin
endif
BITSTREAM=output_files/$(PROJ).sof
BUILD_DIR=.
PROJ=firebee1
all: synthesis fitter assembler timing_analyzer eda
precmd:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_sh $(ALTOPT) -t precmd.tcl)
synthesis:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_map --read_settings_files=on --write_settings_files=off $(ALTOPT) $(PROJ) -c $(PROJ))
fitter:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_fit --read_settings_files=off --write_settings_files=off $(ALTOPT) $(PROJ) -c $(PROJ))
assembler:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_asm --read_settings_files=off --write_settings_files=off $(ALTOPT) $(PROJ) -c $(PROJ))
timing_analyzer:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_sta $(ALTOPT) $(PROJ))
eda:
(cd $(BUILD_DIR); $(ALTPATH)/quartus_eda --simulation --read_settings_files=off --write_settings_files=off $(ALTOPT) $(PROJ) -c $(PROJ))
# program the beast
p: $(BITSTREAM)
(cd $(BUILD_DIR); $(ALTPATH)/quartus_pgm $(ALTOPT) -m JTAG -o P\;$(BITSTREAM)@1)
.PHONY: clean
clean:
(cd $(BUILD_DIR); rm -rf db incremental_db)