Commit Graph

55 Commits

Author SHA1 Message Date
Markus Fröschle
ad11bc7f96 fix number of bits to compare 2016-04-26 19:58:21 +00:00
Markus Fröschle
85e924cc44 reformatting 2016-04-26 19:34:39 +00:00
Markus Fröschle
f58bbb5f6d simplify and fix errors 2016-04-26 16:39:22 +00:00
Markus Fröschle
676422b0c4 add function f_addr_cmp() 2016-04-26 06:14:03 +00:00
Markus Fröschle
52c7e4a4a1 change formatting 2016-04-25 19:09:52 +00:00
Markus Fröschle
6bd7bf2a0b fix timing violation at border color assignment 2016-04-14 18:11:14 +00:00
Markus Fröschle
848f101ea1 fix hsync len calculation for Firebee mode 2016-04-14 05:56:39 +00:00
Markus Fröschle
0d3c010348 make it compile again 2016-02-10 17:06:57 +00:00
Markus Fröschle
bdeeaa2746 cast to std_logic_vector 2016-01-19 17:36:29 +00:00
Markus Fröschle
90a4b52bf3 modify to use WHEN statements instead of binary logic 2016-01-19 15:50:36 +00:00
Markus Fröschle
5c01dc00b2 remove specialised clocks 2016-01-19 07:27:27 +00:00
Markus Fröschle
06fe2148cf removed more "indirect" clocks 2016-01-19 07:07:31 +00:00
Markus Fröschle
d531d35825 get rid of BUFFER parameters 2016-01-18 18:32:50 +00:00
Markus Fröschle
8758f9d374 hold time fix test 2016-01-18 18:15:02 +00:00
Markus Fröschle
c59958eb12 more flexbus_register work 2016-01-18 07:40:08 +00:00
Markus Fröschle
8136567933 add more functionality 2016-01-17 21:45:53 +00:00
Markus Fröschle
ef585d16c2 start of flexbus_register implementation to simplify that 2016-01-17 20:28:18 +00:00
Markus Fröschle
5a0a331c09 fix 13MHz clock sdc 2016-01-17 08:43:20 +00:00
Markus Fröschle
694d5386d1 fix timing 2016-01-16 21:38:17 +00:00
Markus Fröschle
45894cb3f2 simplify processes 2016-01-15 08:37:40 +00:00
Markus Fröschle
85b4c0f33d fix video base address and video counter register 2016-01-14 22:02:44 +00:00
Markus Fröschle
e6cc4daf5c reformat 2016-01-14 16:49:11 +00:00
Markus Fröschle
e8bb97b338 reformat 2016-01-14 07:17:08 +00:00
Markus Fröschle
d5f341d7b5 remove unused connections 2016-01-14 06:45:15 +00:00
Markus Fröschle
829675f564 formatting 2016-01-14 06:44:52 +00:00
Markus Fröschle
d410f3c8fa remove unused generated signals 2016-01-13 16:43:54 +00:00
Markus Fröschle
30227f5f4e reactivated delay chain 2016-01-13 15:04:24 +00:00
Markus Fröschle
014d28e80f reformat 2016-01-13 13:23:46 +00:00
Markus Fröschle
7c35d1a9e6 remove AHDL files 2016-01-13 12:54:00 +00:00
Markus Fröschle
d3e950cb42 finish conversion to vhdl 2016-01-13 12:53:03 +00:00
Markus Fröschle
9901817422 reformat internal signals 2016-01-13 07:27:57 +00:00
Markus Fröschle
9bd96486a6 renamed pixel_clk_i 2016-01-13 07:16:24 +00:00
Markus Fröschle
b4666bc264 reformat 2016-01-12 17:11:07 +00:00
Markus Fröschle
2c9e60e5e1 fix formatting 2016-01-12 08:00:20 +00:00
Markus Fröschle
26e1aef29b reformat converted VHDL 2016-01-12 07:14:33 +00:00
Markus Fröschle
69e2ed8cb1 translate DDR_CTR to vhd 2016-01-11 17:55:18 +00:00
Markus Fröschle
d281dcf94e add more DDR clk signals to sdc 2016-01-11 17:05:39 +00:00
Markus Fröschle
17c41a655f translate interrupt_controller to vhd 2016-01-11 16:11:04 +00:00
Markus Fröschle
5b8820e371 replace video.bdf with video.vhd 2016-01-11 08:43:42 +00:00
Markus Fröschle
d919644895 reformat 2016-01-11 07:13:36 +00:00
Markus Fröschle
0691977684 rename Video.bdf to lower case 2016-01-10 10:24:30 +00:00
Markus Fröschle
a5f1703404 remove delay chains 2016-01-09 21:36:02 +00:00
Markus Fröschle
582fcc5de5 rename video registers to their Falcon names 2016-01-09 18:49:18 +00:00
Markus Fröschle
a021006b32 patch with Fredi's lp fix (and others) 2015-10-26 06:48:18 +00:00
Markus Fröschle
9e857c1f99 formatting 2015-10-18 19:33:25 +00:00
Markus Fröschle
2fd6484413 changed component name to lower case 2015-10-17 16:10:06 +00:00
Markus Fröschle
03a110f03b improved timing, added timing constraints, got rid of CLK_33M
Design compiles and runs, but still has issues with different screen resolutions and video clocks
2015-09-23 09:49:05 +00:00
Markus Fröschle
ca251a2cf1 cleanup 2015-09-21 05:32:56 +00:00
Markus Fröschle
79a27d2bd6 cleanup 2015-09-21 05:21:50 +00:00
Markus Fröschle
967a41de02 add false paths to design constraints 2015-09-20 16:23:52 +00:00