Firebee/FireBee_SVN
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

added code to access MIDI and IKBD in mmu.c

Browse Source
This commit is contained in:
Markus Fröschle
2013-12-11 06:26:41 +00:00
parent 418a172b6a
commit fe7824eda3
2 changed files with 36 additions and 19 deletions
Download Patch File Download Diff File Expand all files Collapse all files

8
BaS_gcc/include/acia.h
View File

@@ -4,9 +4,9 @@
/* /*
* ACIA registers * ACIA registers
*/ */
#define keyctl volatile uint8_t *0xfffc00 #define keyctl 0xfffc00
#define keybd volatile uint8_t *0xfffc02 #define keybd 0xfffc02
#define midictl volatile uint8_t *0xfffc04 #define midictl 0xfffc04
#define midi volatile uint8_t *0xfffc06 #define midi 0xfffc06
#endif /* _ACIA_H_ */ #endif /* _ACIA_H_ */

47
BaS_gcc/sources/mmu.c
View File

@@ -1,4 +1,5 @@
#include "mmu.h" #include "mmu.h"
#include "acia.h"
/* /*
* mmu.c * mmu.c
@@ -365,24 +366,40 @@ void mmutr_miss(void)
debug_print("MMU TLB MISS at 0x%08x\r\n", address); debug_print("MMU TLB MISS at 0x%08x\r\n", address);
flush_and_invalidate_caches(); flush_and_invalidate_caches();
/* add missed page to TLB */ switch (address)
MCF_MMU_MMUTR = (address & 0xfff00000) | /* virtual aligned to 1M */ {
MCF_MMU_MMUTR_SG | /* shared global */ case keyctl:
MCF_MMU_MMUTR_V; /* valid */ case keybd:
/* do something to emulate the IKBD access */
debug_print("IKBD access\r\n");
break;
MCF_MMU_MMUDR = (address & 0xfff00000) | /* physical aligned to 1M */ case midictl:
MCF_MMU_MMUDR_SZ(0) | /* 1 MB page size */ case midi:
MCF_MMU_MMUDR_CM(0x1) | /* cacheable copyback */ /* do something to emulate MIDI access */
MCF_MMU_MMUDR_R | /* read access enable */ debug_print("MIDI ACIA access\r\n");
MCF_MMU_MMUDR_W | /* write access enable */ break;
MCF_MMU_MMUDR_X; /* execute access enable */
MCF_MMU_MMUOR = MCF_MMU_MMUOR_ACC | /* access TLB, data */ default:
MCF_MMU_MMUOR_UAA; /* update allocation address field */ /* add missed page to TLB */
MCF_MMU_MMUTR = (address & 0xfff00000) | /* virtual aligned to 1M */
MCF_MMU_MMUTR_SG | /* shared global */
MCF_MMU_MMUTR_V; /* valid */
MCF_MMU_MMUOR = MCF_MMU_MMUOR_ITLB | /* instruction */ MCF_MMU_MMUDR = (address & 0xfff00000) | /* physical aligned to 1M */
MCF_MMU_MMUOR_ACC | /* access TLB */ MCF_MMU_MMUDR_SZ(0) | /* 1 MB page size */
MCF_MMU_MMUOR_UAA; /* update allocation address field */ MCF_MMU_MMUDR_CM(0x1) | /* cacheable copyback */
MCF_MMU_MMUDR_R | /* read access enable */
MCF_MMU_MMUDR_W | /* write access enable */
MCF_MMU_MMUDR_X; /* execute access enable */
MCF_MMU_MMUOR = MCF_MMU_MMUOR_ACC | /* access TLB, data */
MCF_MMU_MMUOR_UAA; /* update allocation address field */
MCF_MMU_MMUOR = MCF_MMU_MMUOR_ITLB | /* instruction */
MCF_MMU_MMUOR_ACC | /* access TLB */
MCF_MMU_MMUOR_UAA; /* update allocation address field */
}
} }