First full HDL version
This commit is contained in:
583
FPGA_quartus_GE/altpll_reconfig1_pllrcfg_bju.tdf
Normal file
583
FPGA_quartus_GE/altpll_reconfig1_pllrcfg_bju.tdf
Normal file
File diff suppressed because one or more lines are too long
Reference in New Issue
Block a user