Sync with Fredi's source tree 15/04/2017
IDE and Blitter work.
This commit is contained in:
2
FPGA_by_Fredi/.sopc_builder/filters.xml
Normal file
2
FPGA_by_Fredi/.sopc_builder/filters.xml
Normal file
@@ -0,0 +1,2 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<filters version="9.1sp2" />
|
||||
18
FPGA_by_Fredi/.sopc_builder/preferences.xml
Normal file
18
FPGA_by_Fredi/.sopc_builder/preferences.xml
Normal file
@@ -0,0 +1,18 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<preferences>
|
||||
<systemtable>
|
||||
<columns>
|
||||
<connections preferredWidth="30" />
|
||||
<export visible="0" />
|
||||
<irq preferredWidth="34" />
|
||||
</columns>
|
||||
</systemtable>
|
||||
<clocktable>
|
||||
<columns>
|
||||
<clockname preferredWidth="138" />
|
||||
<clocksource preferredWidth="138" />
|
||||
<frequency preferredWidth="119" />
|
||||
</columns>
|
||||
</clocktable>
|
||||
<window width="900" height="600" x="0" y="0" />
|
||||
</preferences>
|
||||
Reference in New Issue
Block a user