forked from Firebee/FPGA_Config
7e2181fbc9
Design compiles and runs, but still has issues with different screen resolutions and video clocks
13 lines
546 B
XML
13 lines
546 B
XML
<?xml version="1.0" encoding="UTF-8" ?>
|
|
<!DOCTYPE pinplan>
|
|
<pinplan intended_family="Cyclone III" variation_name="altpll1" megafunction_name="ALTPLL" specifies="all_ports">
|
|
<global>
|
|
<pin name="inclk0" direction="input" scope="external" source="clock" />
|
|
<pin name="c0" direction="output" scope="external" source="clock" />
|
|
<pin name="c1" direction="output" scope="external" source="clock" />
|
|
<pin name="c2" direction="output" scope="external" source="clock" />
|
|
<pin name="locked" direction="output" scope="external" />
|
|
|
|
</global>
|
|
</pinplan>
|