forked from Firebee/FPGA_Config
30 lines
1.2 KiB
Plaintext
30 lines
1.2 KiB
Plaintext
--Copyright (C) 1991-2008 Altera Corporation
|
|
--Your use of Altera Corporation's design tools, logic functions
|
|
--and other software and tools, and its AMPP partner logic
|
|
--functions, and any output files from any of the foregoing
|
|
--(including device programming or simulation files), and any
|
|
--associated documentation or information are expressly subject
|
|
--to the terms and conditions of the Altera Program License
|
|
--Subscription Agreement, Altera MegaCore Function License
|
|
--Agreement, or other applicable license agreement, including,
|
|
--without limitation, that your use is for the sole purpose of
|
|
--programming logic devices manufactured by Altera and sold by
|
|
--Altera or its authorized distributors. Please refer to the
|
|
--applicable agreement for further details.
|
|
|
|
|
|
component altddio_bidir0
|
|
PORT
|
|
(
|
|
datain_h : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
|
|
datain_l : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
|
|
inclock : IN STD_LOGIC ;
|
|
oe : IN STD_LOGIC := '1';
|
|
outclock : IN STD_LOGIC ;
|
|
combout : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
|
|
dataout_h : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
|
|
dataout_l : OUT STD_LOGIC_VECTOR (31 DOWNTO 0);
|
|
padio : INOUT STD_LOGIC_VECTOR (31 DOWNTO 0)
|
|
);
|
|
end component;
|