Files
FPGA_Config/FPGA_by_Fredi/firebee1.map.summary
David Gálvez 68129dbe57 Sync with Fredi's source tree 13/06/2015
Parallel port fix.
2018-04-09 17:19:13 +02:00

15 lines
482 B
Plaintext

Analysis & Synthesis Status : Successful - Fri Aug 28 13:35:56 2015
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : firebee1
Top-level Entity Name : firebee1
Family : Cyclone III
Total logic elements : 11,642
Total combinational functions : 8,656
Dedicated logic registers : 5,028
Total registers : 5156
Total pins : 295
Total virtual pins : 0
Total memory bits : 109,600
Embedded Multiplier 9-bit elements : 6
Total PLLs : 4