forked from Firebee/FPGA_Config
312 lines
13 KiB
VHDL
312 lines
13 KiB
VHDL
-- megafunction wizard: %LPM_MUX%
|
|
-- GENERATION: STANDARD
|
|
-- VERSION: WM1.0
|
|
-- MODULE: lpm_mux
|
|
|
|
-- ============================================================
|
|
-- File Name: lpm_mux2.vhd
|
|
-- Megafunction Name(s):
|
|
-- lpm_mux
|
|
--
|
|
-- Simulation Library Files(s):
|
|
-- lpm
|
|
-- ============================================================
|
|
-- ************************************************************
|
|
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
|
|
--
|
|
-- 8.1 Build 163 10/28/2008 SJ Web Edition
|
|
-- ************************************************************
|
|
|
|
|
|
--Copyright (C) 1991-2008 Altera Corporation
|
|
--Your use of Altera Corporation's design tools, logic functions
|
|
--and other software and tools, and its AMPP partner logic
|
|
--functions, and any output files from any of the foregoing
|
|
--(including device programming or simulation files), and any
|
|
--associated documentation or information are expressly subject
|
|
--to the terms and conditions of the Altera Program License
|
|
--Subscription Agreement, Altera MegaCore Function License
|
|
--Agreement, or other applicable license agreement, including,
|
|
--without limitation, that your use is for the sole purpose of
|
|
--programming logic devices manufactured by Altera and sold by
|
|
--Altera or its authorized distributors. Please refer to the
|
|
--applicable agreement for further details.
|
|
|
|
|
|
LIBRARY ieee;
|
|
USE ieee.std_logic_1164.all;
|
|
|
|
LIBRARY lpm;
|
|
USE lpm.lpm_components.all;
|
|
|
|
ENTITY lpm_mux2 IS
|
|
PORT
|
|
(
|
|
clock : IN STD_LOGIC ;
|
|
data0x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data10x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data11x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data12x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data13x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data14x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data15x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data1x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data2x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data3x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data4x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data5x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data6x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data7x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data8x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
data9x : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
sel : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
|
|
result : OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
|
|
);
|
|
END lpm_mux2;
|
|
|
|
|
|
ARCHITECTURE SYN OF lpm_mux2 IS
|
|
|
|
-- type STD_LOGIC_2D is array (NATURAL RANGE <>, NATURAL RANGE <>) of STD_LOGIC;
|
|
|
|
SIGNAL sub_wire0 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire1 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire2 : STD_LOGIC_2D (15 DOWNTO 0, 7 DOWNTO 0);
|
|
SIGNAL sub_wire3 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire4 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire5 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire6 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire7 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire8 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire9 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire10 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire11 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire12 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire13 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire14 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire15 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire16 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
SIGNAL sub_wire17 : STD_LOGIC_VECTOR (7 DOWNTO 0);
|
|
|
|
BEGIN
|
|
sub_wire17 <= data0x(7 DOWNTO 0);
|
|
sub_wire16 <= data1x(7 DOWNTO 0);
|
|
sub_wire15 <= data2x(7 DOWNTO 0);
|
|
sub_wire14 <= data3x(7 DOWNTO 0);
|
|
sub_wire13 <= data4x(7 DOWNTO 0);
|
|
sub_wire12 <= data5x(7 DOWNTO 0);
|
|
sub_wire11 <= data6x(7 DOWNTO 0);
|
|
sub_wire10 <= data7x(7 DOWNTO 0);
|
|
sub_wire9 <= data8x(7 DOWNTO 0);
|
|
sub_wire8 <= data9x(7 DOWNTO 0);
|
|
sub_wire7 <= data10x(7 DOWNTO 0);
|
|
sub_wire6 <= data11x(7 DOWNTO 0);
|
|
sub_wire5 <= data12x(7 DOWNTO 0);
|
|
sub_wire4 <= data13x(7 DOWNTO 0);
|
|
sub_wire3 <= data14x(7 DOWNTO 0);
|
|
result <= sub_wire0(7 DOWNTO 0);
|
|
sub_wire1 <= data15x(7 DOWNTO 0);
|
|
sub_wire2(15, 0) <= sub_wire1(0);
|
|
sub_wire2(15, 1) <= sub_wire1(1);
|
|
sub_wire2(15, 2) <= sub_wire1(2);
|
|
sub_wire2(15, 3) <= sub_wire1(3);
|
|
sub_wire2(15, 4) <= sub_wire1(4);
|
|
sub_wire2(15, 5) <= sub_wire1(5);
|
|
sub_wire2(15, 6) <= sub_wire1(6);
|
|
sub_wire2(15, 7) <= sub_wire1(7);
|
|
sub_wire2(14, 0) <= sub_wire3(0);
|
|
sub_wire2(14, 1) <= sub_wire3(1);
|
|
sub_wire2(14, 2) <= sub_wire3(2);
|
|
sub_wire2(14, 3) <= sub_wire3(3);
|
|
sub_wire2(14, 4) <= sub_wire3(4);
|
|
sub_wire2(14, 5) <= sub_wire3(5);
|
|
sub_wire2(14, 6) <= sub_wire3(6);
|
|
sub_wire2(14, 7) <= sub_wire3(7);
|
|
sub_wire2(13, 0) <= sub_wire4(0);
|
|
sub_wire2(13, 1) <= sub_wire4(1);
|
|
sub_wire2(13, 2) <= sub_wire4(2);
|
|
sub_wire2(13, 3) <= sub_wire4(3);
|
|
sub_wire2(13, 4) <= sub_wire4(4);
|
|
sub_wire2(13, 5) <= sub_wire4(5);
|
|
sub_wire2(13, 6) <= sub_wire4(6);
|
|
sub_wire2(13, 7) <= sub_wire4(7);
|
|
sub_wire2(12, 0) <= sub_wire5(0);
|
|
sub_wire2(12, 1) <= sub_wire5(1);
|
|
sub_wire2(12, 2) <= sub_wire5(2);
|
|
sub_wire2(12, 3) <= sub_wire5(3);
|
|
sub_wire2(12, 4) <= sub_wire5(4);
|
|
sub_wire2(12, 5) <= sub_wire5(5);
|
|
sub_wire2(12, 6) <= sub_wire5(6);
|
|
sub_wire2(12, 7) <= sub_wire5(7);
|
|
sub_wire2(11, 0) <= sub_wire6(0);
|
|
sub_wire2(11, 1) <= sub_wire6(1);
|
|
sub_wire2(11, 2) <= sub_wire6(2);
|
|
sub_wire2(11, 3) <= sub_wire6(3);
|
|
sub_wire2(11, 4) <= sub_wire6(4);
|
|
sub_wire2(11, 5) <= sub_wire6(5);
|
|
sub_wire2(11, 6) <= sub_wire6(6);
|
|
sub_wire2(11, 7) <= sub_wire6(7);
|
|
sub_wire2(10, 0) <= sub_wire7(0);
|
|
sub_wire2(10, 1) <= sub_wire7(1);
|
|
sub_wire2(10, 2) <= sub_wire7(2);
|
|
sub_wire2(10, 3) <= sub_wire7(3);
|
|
sub_wire2(10, 4) <= sub_wire7(4);
|
|
sub_wire2(10, 5) <= sub_wire7(5);
|
|
sub_wire2(10, 6) <= sub_wire7(6);
|
|
sub_wire2(10, 7) <= sub_wire7(7);
|
|
sub_wire2(9, 0) <= sub_wire8(0);
|
|
sub_wire2(9, 1) <= sub_wire8(1);
|
|
sub_wire2(9, 2) <= sub_wire8(2);
|
|
sub_wire2(9, 3) <= sub_wire8(3);
|
|
sub_wire2(9, 4) <= sub_wire8(4);
|
|
sub_wire2(9, 5) <= sub_wire8(5);
|
|
sub_wire2(9, 6) <= sub_wire8(6);
|
|
sub_wire2(9, 7) <= sub_wire8(7);
|
|
sub_wire2(8, 0) <= sub_wire9(0);
|
|
sub_wire2(8, 1) <= sub_wire9(1);
|
|
sub_wire2(8, 2) <= sub_wire9(2);
|
|
sub_wire2(8, 3) <= sub_wire9(3);
|
|
sub_wire2(8, 4) <= sub_wire9(4);
|
|
sub_wire2(8, 5) <= sub_wire9(5);
|
|
sub_wire2(8, 6) <= sub_wire9(6);
|
|
sub_wire2(8, 7) <= sub_wire9(7);
|
|
sub_wire2(7, 0) <= sub_wire10(0);
|
|
sub_wire2(7, 1) <= sub_wire10(1);
|
|
sub_wire2(7, 2) <= sub_wire10(2);
|
|
sub_wire2(7, 3) <= sub_wire10(3);
|
|
sub_wire2(7, 4) <= sub_wire10(4);
|
|
sub_wire2(7, 5) <= sub_wire10(5);
|
|
sub_wire2(7, 6) <= sub_wire10(6);
|
|
sub_wire2(7, 7) <= sub_wire10(7);
|
|
sub_wire2(6, 0) <= sub_wire11(0);
|
|
sub_wire2(6, 1) <= sub_wire11(1);
|
|
sub_wire2(6, 2) <= sub_wire11(2);
|
|
sub_wire2(6, 3) <= sub_wire11(3);
|
|
sub_wire2(6, 4) <= sub_wire11(4);
|
|
sub_wire2(6, 5) <= sub_wire11(5);
|
|
sub_wire2(6, 6) <= sub_wire11(6);
|
|
sub_wire2(6, 7) <= sub_wire11(7);
|
|
sub_wire2(5, 0) <= sub_wire12(0);
|
|
sub_wire2(5, 1) <= sub_wire12(1);
|
|
sub_wire2(5, 2) <= sub_wire12(2);
|
|
sub_wire2(5, 3) <= sub_wire12(3);
|
|
sub_wire2(5, 4) <= sub_wire12(4);
|
|
sub_wire2(5, 5) <= sub_wire12(5);
|
|
sub_wire2(5, 6) <= sub_wire12(6);
|
|
sub_wire2(5, 7) <= sub_wire12(7);
|
|
sub_wire2(4, 0) <= sub_wire13(0);
|
|
sub_wire2(4, 1) <= sub_wire13(1);
|
|
sub_wire2(4, 2) <= sub_wire13(2);
|
|
sub_wire2(4, 3) <= sub_wire13(3);
|
|
sub_wire2(4, 4) <= sub_wire13(4);
|
|
sub_wire2(4, 5) <= sub_wire13(5);
|
|
sub_wire2(4, 6) <= sub_wire13(6);
|
|
sub_wire2(4, 7) <= sub_wire13(7);
|
|
sub_wire2(3, 0) <= sub_wire14(0);
|
|
sub_wire2(3, 1) <= sub_wire14(1);
|
|
sub_wire2(3, 2) <= sub_wire14(2);
|
|
sub_wire2(3, 3) <= sub_wire14(3);
|
|
sub_wire2(3, 4) <= sub_wire14(4);
|
|
sub_wire2(3, 5) <= sub_wire14(5);
|
|
sub_wire2(3, 6) <= sub_wire14(6);
|
|
sub_wire2(3, 7) <= sub_wire14(7);
|
|
sub_wire2(2, 0) <= sub_wire15(0);
|
|
sub_wire2(2, 1) <= sub_wire15(1);
|
|
sub_wire2(2, 2) <= sub_wire15(2);
|
|
sub_wire2(2, 3) <= sub_wire15(3);
|
|
sub_wire2(2, 4) <= sub_wire15(4);
|
|
sub_wire2(2, 5) <= sub_wire15(5);
|
|
sub_wire2(2, 6) <= sub_wire15(6);
|
|
sub_wire2(2, 7) <= sub_wire15(7);
|
|
sub_wire2(1, 0) <= sub_wire16(0);
|
|
sub_wire2(1, 1) <= sub_wire16(1);
|
|
sub_wire2(1, 2) <= sub_wire16(2);
|
|
sub_wire2(1, 3) <= sub_wire16(3);
|
|
sub_wire2(1, 4) <= sub_wire16(4);
|
|
sub_wire2(1, 5) <= sub_wire16(5);
|
|
sub_wire2(1, 6) <= sub_wire16(6);
|
|
sub_wire2(1, 7) <= sub_wire16(7);
|
|
sub_wire2(0, 0) <= sub_wire17(0);
|
|
sub_wire2(0, 1) <= sub_wire17(1);
|
|
sub_wire2(0, 2) <= sub_wire17(2);
|
|
sub_wire2(0, 3) <= sub_wire17(3);
|
|
sub_wire2(0, 4) <= sub_wire17(4);
|
|
sub_wire2(0, 5) <= sub_wire17(5);
|
|
sub_wire2(0, 6) <= sub_wire17(6);
|
|
sub_wire2(0, 7) <= sub_wire17(7);
|
|
|
|
lpm_mux_component : lpm_mux
|
|
GENERIC MAP (
|
|
lpm_pipeline => 2,
|
|
lpm_size => 16,
|
|
lpm_type => "LPM_MUX",
|
|
lpm_width => 8,
|
|
lpm_widths => 4
|
|
)
|
|
PORT MAP (
|
|
sel => sel,
|
|
clock => clock,
|
|
data => sub_wire2,
|
|
result => sub_wire0
|
|
);
|
|
|
|
|
|
|
|
END SYN;
|
|
|
|
-- ============================================================
|
|
-- CNX file retrieval info
|
|
-- ============================================================
|
|
-- Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
|
|
-- Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
|
|
-- Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "2"
|
|
-- Retrieval info: CONSTANT: LPM_SIZE NUMERIC "16"
|
|
-- Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
|
|
-- Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "8"
|
|
-- Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "4"
|
|
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL clock
|
|
-- Retrieval info: USED_PORT: data0x 0 0 8 0 INPUT NODEFVAL data0x[7..0]
|
|
-- Retrieval info: USED_PORT: data10x 0 0 8 0 INPUT NODEFVAL data10x[7..0]
|
|
-- Retrieval info: USED_PORT: data11x 0 0 8 0 INPUT NODEFVAL data11x[7..0]
|
|
-- Retrieval info: USED_PORT: data12x 0 0 8 0 INPUT NODEFVAL data12x[7..0]
|
|
-- Retrieval info: USED_PORT: data13x 0 0 8 0 INPUT NODEFVAL data13x[7..0]
|
|
-- Retrieval info: USED_PORT: data14x 0 0 8 0 INPUT NODEFVAL data14x[7..0]
|
|
-- Retrieval info: USED_PORT: data15x 0 0 8 0 INPUT NODEFVAL data15x[7..0]
|
|
-- Retrieval info: USED_PORT: data1x 0 0 8 0 INPUT NODEFVAL data1x[7..0]
|
|
-- Retrieval info: USED_PORT: data2x 0 0 8 0 INPUT NODEFVAL data2x[7..0]
|
|
-- Retrieval info: USED_PORT: data3x 0 0 8 0 INPUT NODEFVAL data3x[7..0]
|
|
-- Retrieval info: USED_PORT: data4x 0 0 8 0 INPUT NODEFVAL data4x[7..0]
|
|
-- Retrieval info: USED_PORT: data5x 0 0 8 0 INPUT NODEFVAL data5x[7..0]
|
|
-- Retrieval info: USED_PORT: data6x 0 0 8 0 INPUT NODEFVAL data6x[7..0]
|
|
-- Retrieval info: USED_PORT: data7x 0 0 8 0 INPUT NODEFVAL data7x[7..0]
|
|
-- Retrieval info: USED_PORT: data8x 0 0 8 0 INPUT NODEFVAL data8x[7..0]
|
|
-- Retrieval info: USED_PORT: data9x 0 0 8 0 INPUT NODEFVAL data9x[7..0]
|
|
-- Retrieval info: USED_PORT: result 0 0 8 0 OUTPUT NODEFVAL result[7..0]
|
|
-- Retrieval info: USED_PORT: sel 0 0 4 0 INPUT NODEFVAL sel[3..0]
|
|
-- Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
|
|
-- Retrieval info: CONNECT: result 0 0 8 0 @result 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 15 8 0 data15x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 14 8 0 data14x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 13 8 0 data13x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 12 8 0 data12x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 11 8 0 data11x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 10 8 0 data10x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 9 8 0 data9x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 8 8 0 data8x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 7 8 0 data7x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 6 8 0 data6x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 5 8 0 data5x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 4 8 0 data4x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 3 8 0 data3x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 2 8 0 data2x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 1 8 0 data1x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @data 1 0 8 0 data0x 0 0 8 0
|
|
-- Retrieval info: CONNECT: @sel 0 0 4 0 sel 0 0 4 0
|
|
-- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.vhd TRUE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.inc TRUE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.cmp TRUE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2.bsf TRUE FALSE
|
|
-- Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux2_inst.vhd FALSE
|
|
-- Retrieval info: LIB_FILE: lpm
|