forked from Firebee/FPGA_Config
31 lines
985 B
PHP
31 lines
985 B
PHP
--Copyright (C) 1991-2008 Altera Corporation
|
|
--Your use of Altera Corporation's design tools, logic functions
|
|
--and other software and tools, and its AMPP partner logic
|
|
--functions, and any output files from any of the foregoing
|
|
--(including device programming or simulation files), and any
|
|
--associated documentation or information are expressly subject
|
|
--to the terms and conditions of the Altera Program License
|
|
--Subscription Agreement, Altera MegaCore Function License
|
|
--Agreement, or other applicable license agreement, including,
|
|
--without limitation, that your use is for the sole purpose of
|
|
--programming logic devices manufactured by Altera and sold by
|
|
--Altera or its authorized distributors. Please refer to the
|
|
--applicable agreement for further details.
|
|
|
|
|
|
FUNCTION altddio_bidir0
|
|
(
|
|
datain_h[31..0],
|
|
datain_l[31..0],
|
|
inclock,
|
|
oe,
|
|
outclock
|
|
)
|
|
|
|
RETURNS (
|
|
combout[31..0],
|
|
dataout_h[31..0],
|
|
dataout_l[31..0],
|
|
padio[31..0]
|
|
);
|