ragnar/FPGA_Config
1
0
Fork 0
forked from Firebee/FPGA_Config
Code Pull Requests Activity

Sync with Fredi's source tree 13/06/2015

Browse Source 
Parallel port fix.
This commit is contained in:
David Gálvez
2018-04-09 17:19:13 +02:00
parent 3fb6e3bd8a
commit 68129dbe57
107 changed files with 12435 additions and 27384 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
FPGA_by_Fredi/firebee1.fit.summary
View File

@@ -1,16 +1,16 @@
Fitter Status : Successful - Wed Dec 15 02:25:02 2010
Fitter Status : Successful - Fri Aug 28 13:39:32 2015
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : firebee1
Top-level Entity Name : firebee1
Family : Cyclone III
Device : EP3C40F484C6
Timing Models : Final
Total logic elements : 9,526 / 39,600 ( 24 % )
Total combinational functions : 8,061 / 39,600 ( 20 % )
Dedicated logic registers : 4,563 / 39,600 ( 12 % )
Total registers : 4749
Total logic elements : 10,207 / 39,600 ( 26 % )
Total combinational functions : 8,661 / 39,600 ( 22 % )
Dedicated logic registers : 5,025 / 39,600 ( 13 % )
Total registers : 5162
Total pins : 295 / 332 ( 89 % )
Total virtual pins : 0
Total memory bits : 109,344 / 1,161,216 ( 9 % )
Total memory bits : 109,600 / 1,161,216 ( 9 % )
Embedded Multiplier 9-bit elements : 6 / 252 ( 2 % )
Total PLLs : 4 / 4 ( 100 % )