ragnar/FPGA_Config
1
0
Fork 0
forked from Firebee/FPGA_Config
Code Pull Requests Activity

hold time fix test

Browse Source
This commit is contained in:
Markus Fröschle
2016-01-18 18:15:02 +00:00
parent e623e668c2
commit 652dd1c124
3 changed files with 765 additions and 748 deletions
Download Patch File Download Diff File Expand all files Collapse all files

15
FPGA_Quartus_13.1/Video/video_mod_mux_clutctr.vhd
View File

@@ -449,9 +449,18 @@ BEGIN
END IF;
END PROCESS;
BORDER_COLOR(23 DOWNTO 16) <= BORDER_COLOR_q(23 DOWNTO 16);
BORDER_COLOR(15 DOWNTO 8) <= BORDER_COLOR_q(15 DOWNTO 8);
BORDER_COLOR(7 DOWNTO 0) <= BORDER_COLOR_q(7 DOWNTO 0);
-- try if an aditional FF will help hold timing
PROCESS
BEGIN
WAIT UNTIL rising_edge(main_clk);
BORDER_COLOR(23 DOWNTO 16) <= BORDER_COLOR_q(23 DOWNTO 16);
BORDER_COLOR(15 DOWNTO 8) <= BORDER_COLOR_q(15 DOWNTO 8);
BORDER_COLOR(7 DOWNTO 0) <= BORDER_COLOR_q(7 DOWNTO 0);
END PROCESS;
-- BORDER_COLOR(23 DOWNTO 16) <= BORDER_COLOR_q(23 DOWNTO 16);
-- BORDER_COLOR(15 DOWNTO 8) <= BORDER_COLOR_q(15 DOWNTO 8);
-- BORDER_COLOR(7 DOWNTO 0) <= BORDER_COLOR_q(7 DOWNTO 0);
PROCESS (BORDER_COLOR0_clk_ctrl) BEGIN
IF BORDER_COLOR0_clk_ctrl'EVENT and BORDER_COLOR0_clk_ctrl = '1' THEN