initial push
This commit is contained in:
Bernd Mueller
81
schematics/cpu32/eficd/eficdbdm.pld
Normal file
81
schematics/cpu32/eficd/eficdbdm.pld
Normal file
@@ -0,0 +1,81 @@
|
||||
Name eficdbdm;
|
||||
Partno U;
|
||||
Date 25.11.98;
|
||||
Revision 0-1;
|
||||
Designer Gunter Magin;
|
||||
Company private;
|
||||
Assembly efi332icd;
|
||||
Location X;
|
||||
Device p22v10;
|
||||
Format j;
|
||||
|
||||
/* $Id: eficdbdm.pld,v 1.1 2003/06/04 01:31:32 ppisa Exp $ */
|
||||
/*
|
||||
* $Log: eficdbdm.pld,v $
|
||||
* Revision 1.1 2003/06/04 01:31:32 ppisa
|
||||
* Import of m683xx specific vesion of BDM support
|
||||
*
|
||||
* Revision 1.2 1998/12/28 11:06:48 magin
|
||||
* no longer efi-aware test
|
||||
*
|
||||
* Revision 1.1 1998/12/27 22:50:43 magin
|
||||
* diag_led must be inverted, because we pretend an OC output
|
||||
*
|
||||
* Revision 1.0 1998/11/25 15:26:20 magin
|
||||
* Initial revision
|
||||
*
|
||||
*/
|
||||
|
||||
/** pin definitions **/
|
||||
|
||||
PIN 1 = _not_used_01;
|
||||
PIN 2 = dsi_pp;
|
||||
PIN 3 = dsclk_pp;
|
||||
PIN 4 = step_pp;
|
||||
PIN 5 = reset_pp;
|
||||
PIN 6 = oe_pp;
|
||||
PIN 7 = led_pp;
|
||||
PIN 8 = berr_in_pp;
|
||||
PIN 9 = _not_used_09;
|
||||
PIN 10 = _not_used_10;
|
||||
PIN 11 = dso_bdm;
|
||||
PIN 13 = freeze_bdm;
|
||||
|
||||
|
||||
PIN 14 = freeze_led;
|
||||
PIN 15 = diag_led;
|
||||
PIN 16 = berr_bdm;
|
||||
PIN 17 = dsclk_bdm;
|
||||
PIN 18 = helper;
|
||||
PIN 19 = _not_used_19;
|
||||
PIN 20 = dsi_bdm;
|
||||
PIN 21 = reset_bdm;
|
||||
PIN 22 = dso_pp;
|
||||
PIN 23 = freeze_pp;
|
||||
|
||||
/** Equations **/
|
||||
|
||||
berr_bdm.oe = berr_in_pp;
|
||||
berr_bdm = !berr_in_pp;
|
||||
|
||||
dsclk_bdm = step_pp & !freeze_bdm & !helper & reset_bdm #
|
||||
dsclk_pp & freeze_bdm & helper & reset_bdm;
|
||||
|
||||
dsi_bdm.oe = oe_pp & freeze_bdm;
|
||||
dsi_bdm = oe_pp & dsi_pp;
|
||||
|
||||
dso_pp = dso_bdm;
|
||||
|
||||
reset_bdm = reset_pp;
|
||||
reset_bdm.oe = !reset_pp;
|
||||
|
||||
freeze_pp = freeze_bdm;
|
||||
freeze_led = !freeze_bdm;
|
||||
freeze_led.oe = freeze_bdm;
|
||||
|
||||
diag_led = !led_pp;
|
||||
diag_led.oe = led_pp;
|
||||
|
||||
helper = freeze_bdm & helper #
|
||||
!dsclk_pp & freeze_bdm;
|
||||
|
||||
55
schematics/cpu32/eficd/icd.pld
Normal file
55
schematics/cpu32/eficd/icd.pld
Normal file
@@ -0,0 +1,55 @@
|
||||
PARTNO u1_x;
|
||||
NAME icd;
|
||||
DATE 30.07.97;
|
||||
REV 1.0;
|
||||
DESIGNER magin;
|
||||
COMPANY private;
|
||||
ASSEMBLY icd32;
|
||||
LOCATION u1;
|
||||
DEVICE g16v8;
|
||||
FORMAT j;
|
||||
|
||||
PIN 1 = CLK;
|
||||
PIN 2 = dsi_pp;
|
||||
PIN 3 = dsclk_pp;
|
||||
PIN 4 = break_pp;
|
||||
PIN 5 = reset_pp;
|
||||
PIN 6 = oe_pp;
|
||||
PIN 7 = freeze;
|
||||
PIN 8 = dso;
|
||||
PIN 9 = j;
|
||||
PIN 11 = ber_pp;
|
||||
|
||||
|
||||
PIN 12 = magic;
|
||||
PIN 13 = nc;
|
||||
PIN 14 = freeze_pp;
|
||||
PIN 15 = reset;
|
||||
PIN 16 = dso_pp;
|
||||
PIN 17 = dsi;
|
||||
PIN 18 = dsclk;
|
||||
PIN 19 = berr;
|
||||
|
||||
berr.oe = ber_pp;
|
||||
berr = !ber_pp;
|
||||
|
||||
dsclk = break_pp & !freeze & !nc & reset #
|
||||
dsclk_pp & freeze & nc & reset;
|
||||
|
||||
dsi.oe = oe_pp & freeze;
|
||||
dsi = dsi_pp & oe_pp;
|
||||
|
||||
dso_pp = dso;
|
||||
|
||||
reset = reset_pp;
|
||||
reset.oe = !reset_pp;
|
||||
|
||||
freeze_pp = freeze;
|
||||
|
||||
nc = freeze & nc #
|
||||
!dsclk_pp & freeze;
|
||||
|
||||
magic = !j;
|
||||
|
||||
|
||||
|
||||
1650
schematics/cpu32/icd32/bdm_icd1.eps
Normal file
1650
schematics/cpu32/icd32/bdm_icd1.eps
Normal file
File diff suppressed because it is too large
Load Diff
BIN
schematics/cpu32/icd32/bdm_icd2comb.pdf
Normal file
BIN
schematics/cpu32/icd32/bdm_icd2comb.pdf
Normal file
Binary file not shown.
76
schematics/cpu32/icd32/icd-bdm2.jed
Normal file
76
schematics/cpu32/icd32/icd-bdm2.jed
Normal file
@@ -0,0 +1,76 @@
|
||||
Created Tue Jun 23 1998 08:38:05 am
|
||||
Device PALCE16V8H/4
|
||||
*
|
||||
QF2194*
|
||||
F0*
|
||||
L0000 11111111111111111111111111111101*
|
||||
L0032 00000000000000000000000000000000*
|
||||
L0064 00000000000000000000000000000000*
|
||||
L0096 00000000000000000000000000000000*
|
||||
L0128 00000000000000000000000000000000*
|
||||
L0160 00000000000000000000000000000000*
|
||||
L0192 00000000000000000000000000000000*
|
||||
L0224 00000000000000000000000000000000*
|
||||
L0256 11111111111111111111111111111111*
|
||||
L0288 11110111111111111101011111011111*
|
||||
L0320 11111111011111111101101111110111*
|
||||
L0352 00000000000000000000000000000000*
|
||||
L0384 00000000000000000000000000000000*
|
||||
L0416 00000000000000000000000000000000*
|
||||
L0448 00000000000000000000000000000000*
|
||||
L0480 00000000000000000000000000000000*
|
||||
L0512 11111111111111110111011111111111*
|
||||
L0544 01111111111111111111111111111111*
|
||||
L0576 00000000000000000000000000000000*
|
||||
L0608 00000000000000000000000000000000*
|
||||
L0640 00000000000000000000000000000000*
|
||||
L0672 00000000000000000000000000000000*
|
||||
L0704 00000000000000000000000000000000*
|
||||
L0736 00000000000000000000000000000000*
|
||||
L0768 11111111111111111111111111111111*
|
||||
L0800 11111111111111111111111101111111*
|
||||
L0832 00000000000000000000000000000000*
|
||||
L0864 00000000000000000000000000000000*
|
||||
L0896 00000000000000000000000000000000*
|
||||
L0928 00000000000000000000000000000000*
|
||||
L0960 00000000000000000000000000000000*
|
||||
L0992 00000000000000000000000000000000*
|
||||
L1024 11111111111110111111111111111111*
|
||||
L1056 00000000000000000000000000000000*
|
||||
L1088 00000000000000000000000000000000*
|
||||
L1120 00000000000000000000000000000000*
|
||||
L1152 00000000000000000000000000000000*
|
||||
L1184 00000000000000000000000000000000*
|
||||
L1216 00000000000000000000000000000000*
|
||||
L1248 00000000000000000000000000000000*
|
||||
L1280 11111111111111111111111111111111*
|
||||
L1312 11111111111111111111011111111111*
|
||||
L1344 00000000000000000000000000000000*
|
||||
L1376 00000000000000000000000000000000*
|
||||
L1408 00000000000000000000000000000000*
|
||||
L1440 00000000000000000000000000000000*
|
||||
L1472 00000000000000000000000000000000*
|
||||
L1504 00000000000000000000000000000000*
|
||||
L1536 11111111111111111111111111111111*
|
||||
L1568 11111111111111111111101111111111*
|
||||
L1600 11110111111111111111111111101111*
|
||||
L1632 00000000000000000000000000000000*
|
||||
L1664 00000000000000000000000000000000*
|
||||
L1696 00000000000000000000000000000000*
|
||||
L1728 00000000000000000000000000000000*
|
||||
L1760 00000000000000000000000000000000*
|
||||
L1792 11111111111111111111111111111111*
|
||||
L1824 11111111111111111111111111111011*
|
||||
L1856 00000000000000000000000000000000*
|
||||
L1888 00000000000000000000000000000000*
|
||||
L1920 00000000000000000000000000000000*
|
||||
L1952 00000000000000000000000000000000*
|
||||
L1984 00000000000000000000000000000000*
|
||||
L2016 00000000000000000000000000000000*
|
||||
L2048 11111101*
|
||||
L2056 0110010001100101011000100010111001001101001100110011000000110010*
|
||||
L2120 11111111*
|
||||
L2128 1000000011100000110000001100000010000000110000001110000011000000*
|
||||
L2192 11*
|
||||
C43C1*
|
||||
\30000
|
||||
51
schematics/cpu32/icd32/icd.jed
Normal file
51
schematics/cpu32/icd32/icd.jed
Normal file
@@ -0,0 +1,51 @@
|
||||
|
||||
GAL16V8
|
||||
EQN2JED - Boolean Equations to JEDEC file assembler (Version V024)
|
||||
Copyright (c) National Semiconductor Corporation 1990,1991
|
||||
Assembled from "ICD.eqn". Date: 4-27-98
|
||||
|
||||
|
||||
|
||||
|
||||
*
|
||||
NOTE PINS DSI:2 DSCLK:3 BREAK:4 RESET:5 OE:6 M_FREEZE:7 M_DSO:8*
|
||||
NOTE PINS SW:9 BERR:11 MAGIC:12 FF_BREAK:13 FREEZE:14 M_RESET:15*
|
||||
NOTE PINS DSO:16 M_DSI:17 M_DSCLK:18 M_BERR:19*
|
||||
QF2194*QP20*F0*
|
||||
L0000
|
||||
11111111111111111111111111111101
|
||||
11111111111111111111111111111110*
|
||||
L0256
|
||||
11111111111111111111111111111111
|
||||
11110111111111111101111111011111*
|
||||
L0512
|
||||
11111111111111110111011111111111
|
||||
01111111111111111111111111111111*
|
||||
L0768
|
||||
11111111111111111111111111111111
|
||||
11111111111111111111111101111111*
|
||||
L1024
|
||||
11111111111110111111111111111111
|
||||
11111111111101111111111111111111*
|
||||
L1280
|
||||
11111111111111111111111111111111
|
||||
11111111111111111111011111111111*
|
||||
L1536
|
||||
11111111111111111111111111111111
|
||||
11111111011111111111111111111111
|
||||
11111111111111111111011111011111
|
||||
11111111110111111111111111011111*
|
||||
L1792
|
||||
11111111111111111111111111111111*
|
||||
L2048
|
||||
11111111*
|
||||
L2056
|
||||
0000000000000000000000000000000000000000000000000000000000000000*
|
||||
L2120
|
||||
11111111*
|
||||
L2128
|
||||
1100000011000000110000001100000011000000110000001111000011000000*
|
||||
L2192
|
||||
11*
|
||||
C4499*
|
||||
0000
|
||||
117
schematics/cpu32/icd32/icd.log
Normal file
117
schematics/cpu32/icd32/icd.log
Normal file
@@ -0,0 +1,117 @@
|
||||
|
||||
OPL2PLA - OPAL design entry compiler V008
|
||||
Copyright (c) National Semiconductor Corporation 1991
|
||||
Input Pins
|
||||
==========
|
||||
Pin name pin number arch visible default
|
||||
-------- ---------- ---- ------- -------
|
||||
DSI 2 com visible
|
||||
DSCLK 3 com visible
|
||||
BREAK 4 com visible
|
||||
RESET 5 com visible
|
||||
OE 6 com visible
|
||||
M_FREEZE 7 com visible
|
||||
M_DSO 8 com visible
|
||||
SW 9 com visible
|
||||
BERR 11 com visible
|
||||
|
||||
Output Pins
|
||||
===========
|
||||
Pin name pin number arch visible default
|
||||
-------- ---------- ---- ------- -------
|
||||
M_BERR 19 com visible rst
|
||||
M_DSCLK 18 com visible rst
|
||||
DSO 16 com visible rst
|
||||
FREEZE 14 com visible rst
|
||||
MAGIC 12 com visible rst
|
||||
|
||||
Feedback Pins
|
||||
=============
|
||||
Pin name pin number arch visible default
|
||||
-------- ---------- ---- ------- -------
|
||||
M_DSI 17 com visible rst
|
||||
M_RESET 15 com visible rst
|
||||
FF_BREAK 13 com visible rst
|
||||
|
||||
Dot extensions
|
||||
==============
|
||||
Pin name pin number arch visible default
|
||||
-------- ---------- ---- ------- -------
|
||||
M_DSI.oe com visible rst
|
||||
M_RESET.oe com visible rst
|
||||
M_BERR.oe com visible rst
|
||||
|
||||
|
||||
EQN2JED - Boolean Equations to JEDEC file assembler (Version V024)
|
||||
Copyright (c) National Semiconductor Corporation 1990,1991
|
||||
|
||||
Document file for ICD.eqn
|
||||
Device: 16V8
|
||||
|
||||
$LABELS 20 nc DSI DSCLK BREAK RESET OE M_FREEZE M_DSO SW GND BERR MAGIC FF_BREAK
|
||||
FREEZE M_RESET DSO M_DSI M_DSCLK M_BERR VCC
|
||||
|
||||
|
||||
Pin Label Type
|
||||
--- ----- ----
|
||||
2 DSI pos,com input
|
||||
3 DSCLK pos,com input
|
||||
4 BREAK pos,com input
|
||||
5 RESET pos,com input
|
||||
6 OE pos,com input
|
||||
7 M_FREEZE pos,com input
|
||||
8 M_DSO pos,com input
|
||||
9 SW unused
|
||||
11 BERR pos,com input
|
||||
12 MAGIC pos,trst,com output
|
||||
13 FF_BREAK pos,trst,com feedback
|
||||
14 FREEZE pos,trst,com output
|
||||
15 M_RESET pos,trst,com feedback
|
||||
16 DSO pos,trst,com output
|
||||
17 M_DSI pos,trst,com feedback
|
||||
18 M_DSCLK pos,trst,com output
|
||||
19 M_BERR pos,trst,com output
|
||||
|
||||
EQN2JED - Boolean Equations to JEDEC file assembler (Version V024)
|
||||
Copyright (c) National Semiconductor Corporation 1990,1991
|
||||
|
||||
Device Utilization:
|
||||
|
||||
No of dedicated inputs used : 8/10 (80.0%)
|
||||
No of dedicated outputs used : 2/2 (100.0%)
|
||||
No of feedbacks used as dedicated outputs : 3/6 (50.0%)
|
||||
No of feedbacks used : 3/6 (50.0%)
|
||||
|
||||
------------------------------------------
|
||||
Pin Label Terms Usage
|
||||
------------------------------------------
|
||||
19 M_BERR 3/8 (37.5%)
|
||||
18 M_DSCLK 2/8 (25.0%)
|
||||
17 M_DSI 3/8 (37.5%)
|
||||
16 DSO 2/8 (25.0%)
|
||||
15 M_RESET 3/8 (37.5%)
|
||||
14 FREEZE 2/8 (25.0%)
|
||||
13 FF_BREAK 4/8 (50.0%)
|
||||
12 MAGIC 2/8 (25.0%)
|
||||
------------------------------------------
|
||||
Total 18/64 (28.1%)
|
||||
------------------------------------------
|
||||
|
||||
EQN2JED - Boolean Equations to JEDEC file assembler (Version V024)
|
||||
Copyright (c) National Semiconductor Corporation 1990,1991
|
||||
|
||||
Chip diagram (DIP)
|
||||
|
||||
._____ _____.
|
||||
| \__/ |
|
||||
| 1 20 | VCC
|
||||
DSI | 2 19 | M_BERR
|
||||
DSCLK | 3 18 | M_DSCLK
|
||||
BREAK | 4 17 | M_DSI
|
||||
RESET | 5 16 | DSO
|
||||
OE | 6 15 | M_RESET
|
||||
M_FREEZE | 7 14 | FREEZE
|
||||
M_DSO | 8 13 | FF_BREAK
|
||||
SW | 9 12 | MAGIC
|
||||
GND | 10 11 | BERR
|
||||
|______________|
|
||||
37
schematics/cpu32/icd32/icd.opl
Normal file
37
schematics/cpu32/icd32/icd.opl
Normal file
@@ -0,0 +1,37 @@
|
||||
begin header
|
||||
|
||||
end header
|
||||
|
||||
begin definition
|
||||
device GAL16V8;
|
||||
ues 0000000000000000;
|
||||
inputs
|
||||
DSI=2,DSCLK=3,BREAK=4,RESET=5,
|
||||
OE=6,M_FREEZE=7,M_DSO=8,SW=9,BERR=11;
|
||||
outputs (com)
|
||||
M_BERR=19,M_DSCLK=18,DSO=16,FREEZE=14,MAGIC=12;
|
||||
feedback (com)
|
||||
M_DSI=17,M_RESET=15,FF_BREAK=13;
|
||||
end definition
|
||||
|
||||
begin equations
|
||||
M_DSI = DSI;
|
||||
M_DSI.oe = M_FREEZE & OE;
|
||||
|
||||
M_DSCLK = DSCLK & FF_BREAK & M_RESET;
|
||||
|
||||
FF_BREAK = BREAK | ( FF_BREAK & ( M_FREEZE | M_DSI ) );
|
||||
|
||||
M_RESET = RESET;
|
||||
M_RESET.oe = /RESET;
|
||||
|
||||
M_BERR = /BERR;
|
||||
M_BERR.oe = BERR;
|
||||
|
||||
FREEZE = M_FREEZE;
|
||||
|
||||
DSO = M_DSO;
|
||||
|
||||
MAGIC = 0;
|
||||
|
||||
end equations
|
||||
Reference in New Issue
Block a user