Files
FireBee_SVN/FPGA_quartus_GE/altip/lpm_muxVDM.v
2014-03-07 21:03:00 +00:00

172 lines
7.0 KiB
Verilog

// megafunction wizard: %LPM_MUX%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: LPM_MUX
// ============================================================
// File Name: lpm_muxVDM.v
// Megafunction Name(s):
// LPM_MUX
//
// Simulation Library Files(s):
// lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.1.0 Build 162 10/23/2013 SJ Web Edition
// ************************************************************
//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module lpm_muxVDM (
data0x,
data10x,
data11x,
data12x,
data13x,
data14x,
data15x,
data1x,
data2x,
data3x,
data4x,
data5x,
data6x,
data7x,
data8x,
data9x,
sel,
result);
input [127:0] data0x;
input [127:0] data10x;
input [127:0] data11x;
input [127:0] data12x;
input [127:0] data13x;
input [127:0] data14x;
input [127:0] data15x;
input [127:0] data1x;
input [127:0] data2x;
input [127:0] data3x;
input [127:0] data4x;
input [127:0] data5x;
input [127:0] data6x;
input [127:0] data7x;
input [127:0] data8x;
input [127:0] data9x;
input [3:0] sel;
output [127:0] result;
wire [127:0] sub_wire0;
wire [127:0] sub_wire17 = data15x[127:0];
wire [127:0] sub_wire16 = data14x[127:0];
wire [127:0] sub_wire15 = data13x[127:0];
wire [127:0] sub_wire14 = data12x[127:0];
wire [127:0] sub_wire13 = data11x[127:0];
wire [127:0] sub_wire12 = data10x[127:0];
wire [127:0] sub_wire11 = data9x[127:0];
wire [127:0] sub_wire10 = data8x[127:0];
wire [127:0] sub_wire9 = data7x[127:0];
wire [127:0] sub_wire8 = data6x[127:0];
wire [127:0] sub_wire7 = data5x[127:0];
wire [127:0] sub_wire6 = data4x[127:0];
wire [127:0] sub_wire5 = data3x[127:0];
wire [127:0] sub_wire4 = data2x[127:0];
wire [127:0] sub_wire3 = data1x[127:0];
wire [127:0] result = sub_wire0[127:0];
wire [127:0] sub_wire1 = data0x[127:0];
wire [2047:0] sub_wire2 = {sub_wire17, sub_wire16, sub_wire15, sub_wire14, sub_wire13, sub_wire12, sub_wire11, sub_wire10, sub_wire9, sub_wire8, sub_wire7, sub_wire6, sub_wire5, sub_wire4, sub_wire3, sub_wire1};
lpm_mux LPM_MUX_component (
.data (sub_wire2),
.sel (sel),
.result (sub_wire0)
// synopsys translate_off
,
.aclr (),
.clken (),
.clock ()
// synopsys translate_on
);
defparam
LPM_MUX_component.lpm_size = 16,
LPM_MUX_component.lpm_type = "LPM_MUX",
LPM_MUX_component.lpm_width = 128,
LPM_MUX_component.lpm_widths = 4;
endmodule
// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: new_diagram STRING "1"
// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
// Retrieval info: CONSTANT: LPM_SIZE NUMERIC "16"
// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "128"
// Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "4"
// Retrieval info: USED_PORT: data0x 0 0 128 0 INPUT NODEFVAL "data0x[127..0]"
// Retrieval info: USED_PORT: data10x 0 0 128 0 INPUT NODEFVAL "data10x[127..0]"
// Retrieval info: USED_PORT: data11x 0 0 128 0 INPUT NODEFVAL "data11x[127..0]"
// Retrieval info: USED_PORT: data12x 0 0 128 0 INPUT NODEFVAL "data12x[127..0]"
// Retrieval info: USED_PORT: data13x 0 0 128 0 INPUT NODEFVAL "data13x[127..0]"
// Retrieval info: USED_PORT: data14x 0 0 128 0 INPUT NODEFVAL "data14x[127..0]"
// Retrieval info: USED_PORT: data15x 0 0 128 0 INPUT NODEFVAL "data15x[127..0]"
// Retrieval info: USED_PORT: data1x 0 0 128 0 INPUT NODEFVAL "data1x[127..0]"
// Retrieval info: USED_PORT: data2x 0 0 128 0 INPUT NODEFVAL "data2x[127..0]"
// Retrieval info: USED_PORT: data3x 0 0 128 0 INPUT NODEFVAL "data3x[127..0]"
// Retrieval info: USED_PORT: data4x 0 0 128 0 INPUT NODEFVAL "data4x[127..0]"
// Retrieval info: USED_PORT: data5x 0 0 128 0 INPUT NODEFVAL "data5x[127..0]"
// Retrieval info: USED_PORT: data6x 0 0 128 0 INPUT NODEFVAL "data6x[127..0]"
// Retrieval info: USED_PORT: data7x 0 0 128 0 INPUT NODEFVAL "data7x[127..0]"
// Retrieval info: USED_PORT: data8x 0 0 128 0 INPUT NODEFVAL "data8x[127..0]"
// Retrieval info: USED_PORT: data9x 0 0 128 0 INPUT NODEFVAL "data9x[127..0]"
// Retrieval info: USED_PORT: result 0 0 128 0 OUTPUT NODEFVAL "result[127..0]"
// Retrieval info: USED_PORT: sel 0 0 4 0 INPUT NODEFVAL "sel[3..0]"
// Retrieval info: CONNECT: @data 0 0 128 0 data0x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1280 data10x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1408 data11x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1536 data12x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1664 data13x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1792 data14x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1920 data15x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 128 data1x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 256 data2x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 384 data3x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 512 data4x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 640 data5x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 768 data6x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 896 data7x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1024 data8x 0 0 128 0
// Retrieval info: CONNECT: @data 0 0 128 1152 data9x 0 0 128 0
// Retrieval info: CONNECT: @sel 0 0 4 0 sel 0 0 4 0
// Retrieval info: CONNECT: result 0 0 128 0 @result 0 0 128 0
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_muxVDM_bb.v FALSE
// Retrieval info: LIB_FILE: lpm