265 lines
7.9 KiB
C
265 lines
7.9 KiB
C
/*
|
|
* pci.c
|
|
*
|
|
* * Purpose: PCI configuration for the Coldfire builtin PCI bridge.
|
|
*
|
|
* Notes:
|
|
*
|
|
* This file is part of BaS_gcc.
|
|
*
|
|
* BaS_gcc is free software: you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation, either version 3 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* BaS_gcc is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with BaS_gcc. If not, see <http://www.gnu.org/licenses/>.
|
|
*
|
|
* Created on: 08.01.2013
|
|
* Author: Markus Froeschle
|
|
*/
|
|
|
|
#include <MCF5475.h>
|
|
#include "pci.h"
|
|
#include "stdint.h"
|
|
#include "bas_printf.h"
|
|
#include "util.h"
|
|
#include "wait.h"
|
|
|
|
uint16_t pci_read_config_byte(uint16_t bus, uint16_t slot, uint16_t function, uint16_t offset)
|
|
{
|
|
uint8_t value;
|
|
|
|
|
|
/* clear PCI status/command register */
|
|
MCF_PCI_PCISCR = MCF_PCI_PCISCR_PE | /* clear parity error bit */
|
|
MCF_PCI_PCISCR_SE | /* clear system error */
|
|
MCF_PCI_PCISCR_MA | /* clear master abort */
|
|
MCF_PCI_PCISCR_TR | /* clear target abort */
|
|
MCF_PCI_PCISCR_TS | /* clear target abort signalling (as target) */
|
|
MCF_PCI_PCISCR_DP; /* clear parity error */
|
|
|
|
//(void) MCF_PCI_PCISCR;
|
|
wait(1000);
|
|
|
|
/* initiate PCI configuration access to device */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_E | /* enable configuration access special cycle */
|
|
MCF_PCI_PCICAR_DEVNUM(slot) | /* device number, devices 0 - 9 are reserved */
|
|
MCF_PCI_PCICAR_FUNCNUM(function) | /* function number */
|
|
MCF_PCI_PCICAR_DWORD(offset * 2);
|
|
|
|
wait(1000);
|
|
|
|
value = * (volatile uint16_t *) PCI_IO_OFFSET; /* access device */
|
|
|
|
#ifdef _NOT_USED_
|
|
/* finish config cycle */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_E |
|
|
MCF_PCI_PCICAR_BUSNUM(bus) |
|
|
MCF_PCI_PCICAR_DEVNUM(slot) |
|
|
MCF_PCI_PCICAR_FUNCNUM(function) |
|
|
MCF_PCI_PCICAR_DWORD(0);
|
|
#endif /* _NOT_USED_ */
|
|
|
|
swpw(value);
|
|
return value;
|
|
}
|
|
|
|
uint16_t pci_read_config_word(uint16_t bus, uint16_t slot, uint16_t function, uint16_t offset)
|
|
{
|
|
uint16_t value;
|
|
|
|
|
|
/* clear PCI status/command register */
|
|
MCF_PCI_PCISCR = MCF_PCI_PCISCR_PE | /* clear parity error bit */
|
|
MCF_PCI_PCISCR_SE | /* clear system error */
|
|
MCF_PCI_PCISCR_MA | /* clear master abort */
|
|
MCF_PCI_PCISCR_TR | /* clear target abort */
|
|
MCF_PCI_PCISCR_TS | /* clear target abort signalling (as target) */
|
|
MCF_PCI_PCISCR_DP; /* clear parity error */
|
|
|
|
//(void) MCF_PCI_PCISCR;
|
|
wait(1000);
|
|
|
|
/* initiate PCI configuration access to device */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_E | /* enable configuration access special cycle */
|
|
MCF_PCI_PCICAR_DEVNUM(slot) | /* device number, devices 0 - 9 are reserved */
|
|
MCF_PCI_PCICAR_FUNCNUM(function) | /* function number */
|
|
MCF_PCI_PCICAR_DWORD(offset);
|
|
|
|
wait(1000);
|
|
|
|
value = * (volatile uint16_t *) PCI_IO_OFFSET; /* access device */
|
|
|
|
#ifdef _NOT_USED_
|
|
/* finish config cycle */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_E |
|
|
MCF_PCI_PCICAR_BUSNUM(bus) |
|
|
MCF_PCI_PCICAR_DEVNUM(slot) |
|
|
MCF_PCI_PCICAR_FUNCNUM(function) |
|
|
MCF_PCI_PCICAR_DWORD(0);
|
|
#endif /* _NOT_USED_ */
|
|
|
|
swpw(value);
|
|
|
|
return value;
|
|
}
|
|
|
|
|
|
uint32_t pci_read_config_longword(uint16_t bus, uint16_t slot, uint16_t function, uint16_t offset)
|
|
{
|
|
uint32_t value;
|
|
|
|
/* clear PCI status/command register */
|
|
MCF_PCI_PCISCR = MCF_PCI_PCISCR_PE | /* clear parity error bit */
|
|
MCF_PCI_PCISCR_SE | /* clear system error */
|
|
MCF_PCI_PCISCR_MA | /* clear master abort */
|
|
MCF_PCI_PCISCR_TR | /* clear target abort */
|
|
MCF_PCI_PCISCR_TS | /* clear target abort signalling (as target) */
|
|
MCF_PCI_PCISCR_DP; /* clear parity error */
|
|
|
|
//(void) MCF_PCI_PCISCR;
|
|
wait(1000);
|
|
|
|
//xprintf("PCISCR before config cycle: %lx\r\n", MCF_PCI_PCISCR);
|
|
|
|
/* initiate PCI configuration access to device */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_E | /* enable configuration access special cycle */
|
|
MCF_PCI_PCICAR_BUSNUM(bus) |
|
|
MCF_PCI_PCICAR_DEVNUM(slot) | /* device number, devices 0 - 9 are reserved */
|
|
MCF_PCI_PCICAR_FUNCNUM(function) | /* function number */
|
|
MCF_PCI_PCICAR_DWORD(offset / 4);
|
|
|
|
wait(1000);
|
|
value = * (volatile uint32_t *) PCI_IO_OFFSET; /* access device */
|
|
|
|
#ifdef _NOT_USED_
|
|
/* finish config cycle */
|
|
|
|
MCF_PCI_PCICAR = MCF_PCI_PCICAR_DEVNUM(10) |
|
|
MCF_PCI_PCICAR_FUNCNUM(function) |
|
|
MCF_PCI_PCICAR_DWORD(0);
|
|
#endif /* _NOT_USED_ */
|
|
|
|
swpl(value);
|
|
|
|
//xprintf("PCISCR after config cycle: %lx\r\n", MCF_PCI_PCISCR);
|
|
return value;
|
|
}
|
|
|
|
void pci_scan(void)
|
|
{
|
|
uint16_t bus;
|
|
uint16_t slot;
|
|
uint16_t function;
|
|
uint16_t i;
|
|
|
|
xprintf("PCI bus scan\r\n");
|
|
for (bus = 0; bus < 1; bus++)
|
|
{
|
|
for (slot = 0; slot < 32; slot++)
|
|
{
|
|
for (function = 0; function < 8; function++)
|
|
{
|
|
uint32_t value;
|
|
|
|
value = pci_read_config_longword(bus, slot, function, 0);
|
|
if (value != 0xffffffff)
|
|
{
|
|
xprintf("[%02x] [%02x] [%02x]: %08x\r\n", bus, slot, function, value);
|
|
for (i = 0; i < 0x40; i += 4)
|
|
{
|
|
value = pci_read_config_longword(bus, slot, function, i);
|
|
xprintf("register %02x value= %08x\r\n", i, value);
|
|
}
|
|
/* test for multi-function device to avoid ghost device detects */
|
|
value = pci_read_config_longword(bus, slot, function, 0x0c);
|
|
if (function == 0 && !(value & 0x800000)) /* no multi function device */
|
|
function = 8;
|
|
}
|
|
}
|
|
}
|
|
}
|
|
xprintf("finished\r\n");
|
|
}
|
|
|
|
/* start of PCI initialization code */
|
|
void init_eport(void)
|
|
{
|
|
/* concigure IRQ1-7 pins on EPORT falling edge triggered */
|
|
MCF_EPORT_EPPAR = MCF_EPORT_EPPAR_EPPA7(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA6(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA5(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA4(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA3(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA2(MCF_EPORT_EPPAR_FALLING) +
|
|
MCF_EPORT_EPPAR_EPPA1(MCF_EPORT_EPPAR_FALLING);
|
|
MCF_EPORT_EPDDR = 0; /* clear data direction register. All pins as input */
|
|
MCF_EPORT_EPFR = 0; /* clear all EPORT interrupt flags */
|
|
MCF_EPORT_EPIER = 0; /* disable all EPORT interrupts (for now) */
|
|
}
|
|
|
|
void init_xlbus_arbiter(void)
|
|
{
|
|
uint8_t clock_ratio;
|
|
|
|
/* setup XL bus arbiter */
|
|
clock_ratio = (MCF_PCI_PCIGSCR >> 24) & 0x07;
|
|
|
|
if (clock_ratio == 4)
|
|
{
|
|
/* device errata 26: Flexbus hang up in 4:1 clock ratio */
|
|
MCF_PCI_PCIGSCR |= 0x80000000; /* disable pipeline */
|
|
}
|
|
/* FIXME: Firetos (boot2.S, l. 719) looks pretty strange at this place - is this a typo? */
|
|
}
|
|
|
|
void init_pci(void)
|
|
{
|
|
xprintf("initializing PCI bridge:");
|
|
|
|
MCF_PCIARB_PACR = MCF_PCIARB_PACR_INTMPRI
|
|
+ MCF_PCIARB_PACR_EXTMPRI(0x1F)
|
|
+ MCF_PCIARB_PACR_INTMINTEN
|
|
+ MCF_PCIARB_PACR_EXTMINTEN(0x1F);
|
|
|
|
/* Setup burst parameters */
|
|
MCF_PCI_PCICR1 = MCF_PCI_PCICR1_CACHELINESIZE(4) + MCF_PCI_PCICR1_LATTIMER(32);
|
|
MCF_PCI_PCICR2 = MCF_PCI_PCICR2_MINGNT(16) + MCF_PCI_PCICR2_MAXLAT(16);
|
|
|
|
/* Turn on error signaling */
|
|
MCF_PCI_PCIICR = MCF_PCI_PCIICR_TAE + MCF_PCI_PCIICR_TAE + MCF_PCI_PCIICR_REE + 32;
|
|
MCF_PCI_PCIGSCR |= MCF_PCI_PCIGSCR_SEE;
|
|
|
|
/* Configure Initiator Windows */
|
|
/* initiator window 0 base / translation adress register */
|
|
MCF_PCI_PCIIW0BTAR = (PCI_MEMORY_OFFSET + ((PCI_MEMORY_SIZE -1) >> 8)) & 0xffff0000;
|
|
|
|
/* initiator window 1 base / translation adress register */
|
|
MCF_PCI_PCIIW1BTAR = (PCI_IO_OFFSET + ((PCI_IO_SIZE - 1) >> 8)) & 0xffff0000;
|
|
|
|
/* initiator window 2 base / translation address register */
|
|
MCF_PCI_PCIIW2BTAR = 0L; /* not used */
|
|
|
|
/* initiator window configuration register */
|
|
MCF_PCI_PCIIWCR = MCF_PCI_PCIIWCR_WINCTRL0_MEMRDLINE + MCF_PCI_PCIIWCR_WINCTRL1_IO;
|
|
|
|
/* reset PCI devices */
|
|
MCF_PCI_PCIGSCR &= ~MCF_PCI_PCIGSCR_PR;
|
|
|
|
xprintf("finished\r\n");
|
|
|
|
pci_scan();
|
|
}
|
|
|