Markus Fröschle
|
dd3a3e9da4
|
started simulator for DDR RAM
|
2014-06-16 14:35:54 +00:00 |
|
Markus Fröschle
|
90bc4c409e
|
more testbench code
|
2014-06-15 06:05:23 +00:00 |
|
Markus Fröschle
|
55889b9e7b
|
started memory write state machine in testbench
|
2014-06-13 21:23:35 +00:00 |
|
Markus Fröschle
|
40e6a71e47
|
started testbench bus transaction implementation
|
2014-06-13 06:26:42 +00:00 |
|
Markus Fröschle
|
05a13bdf16
|
added clock signals
|
2014-06-11 17:52:44 +00:00 |
|
Markus Fröschle
|
8d0ede14c8
|
worked on testbench
|
2014-06-11 16:41:25 +00:00 |
|
Markus Fröschle
|
2c29f6a232
|
tried less restrictive option to speed up synthesis
|
2014-06-10 06:52:16 +00:00 |
|
Markus Fröschle
|
3b6fc36db1
|
removed dsp56k
|
2014-06-09 20:37:34 +00:00 |
|
Markus Fröschle
|
727aa5bce9
|
initial import after removal of FPGA_quartus
|
2014-06-09 20:35:29 +00:00 |
|
Matthias Alles
|
af014dc0d6
|
Initial checkin of DSP 56k VHDL code.
|
2010-11-02 07:29:43 +00:00 |
|