Markus Fröschle
|
5c01dc00b2
|
remove specialised clocks
|
2016-01-19 07:27:27 +00:00 |
|
Markus Fröschle
|
06fe2148cf
|
removed more "indirect" clocks
|
2016-01-19 07:07:31 +00:00 |
|
Markus Fröschle
|
d531d35825
|
get rid of BUFFER parameters
|
2016-01-18 18:32:50 +00:00 |
|
Markus Fröschle
|
8758f9d374
|
hold time fix test
|
2016-01-18 18:15:02 +00:00 |
|
Markus Fröschle
|
ef585d16c2
|
start of flexbus_register implementation to simplify that
|
2016-01-17 20:28:18 +00:00 |
|
Markus Fröschle
|
5a0a331c09
|
fix 13MHz clock sdc
|
2016-01-17 08:43:20 +00:00 |
|
Markus Fröschle
|
694d5386d1
|
fix timing
|
2016-01-16 21:38:17 +00:00 |
|
Markus Fröschle
|
e6cc4daf5c
|
reformat
|
2016-01-14 16:49:11 +00:00 |
|
Markus Fröschle
|
30227f5f4e
|
reactivated delay chain
|
2016-01-13 15:04:24 +00:00 |
|
Markus Fröschle
|
014d28e80f
|
reformat
|
2016-01-13 13:23:46 +00:00 |
|
Markus Fröschle
|
d3e950cb42
|
finish conversion to vhdl
|
2016-01-13 12:53:03 +00:00 |
|