Initial checkin of DSP 56k VHDL code.
This commit is contained in:
6
vhdl/dsp56k/asm/test_alu/test_ror.asm
Normal file
6
vhdl/dsp56k/asm/test_alu/test_ror.asm
Normal file
@@ -0,0 +1,6 @@
|
||||
|
||||
andi #$00,CCR
|
||||
move #>$AAAAAA,a
|
||||
move #>$BCDEFA,a0
|
||||
rep #24
|
||||
ror a
|
||||
Reference in New Issue
Block a user