Initial checkin of DSP 56k VHDL code.
This commit is contained in:
15
vhdl/dsp56k/asm/test_alu/test_mpy.asm
Normal file
15
vhdl/dsp56k/asm/test_alu/test_mpy.asm
Normal file
@@ -0,0 +1,15 @@
|
||||
|
||||
andi #$00,CCR
|
||||
move #>0.25,x0
|
||||
move #>0.50,y0
|
||||
mpy x0,y0,a
|
||||
move #>-0.25,x0
|
||||
move #>-0.55,y0
|
||||
mpy x0,y0,a
|
||||
move #>-0.20,x0
|
||||
move #>+0.55,y0
|
||||
mpy x0,y0,a
|
||||
move #>-0.20,x0
|
||||
move #>+0.55,y0
|
||||
mpy -x0,y0,a
|
||||
|
||||
Reference in New Issue
Block a user