Initial checkin of DSP 56k VHDL code.
This commit is contained in:
7
vhdl/dsp56k/asm/test_alu/test_lsr.asm
Normal file
7
vhdl/dsp56k/asm/test_alu/test_lsr.asm
Normal file
@@ -0,0 +1,7 @@
|
||||
|
||||
andi #$00,CCR
|
||||
move #>0.25,a
|
||||
move #>$AAAAAA,a
|
||||
move #>$BCDEFA,a0
|
||||
rep #24
|
||||
lsr a
|
||||
Reference in New Issue
Block a user