Initial checkin of DSP 56k VHDL code.
This commit is contained in:
9
vhdl/dsp56k/asm/test_alu/test_clr.asm
Normal file
9
vhdl/dsp56k/asm/test_alu/test_clr.asm
Normal file
@@ -0,0 +1,9 @@
|
||||
|
||||
; clear CCR
|
||||
andi #$00,CCR
|
||||
move #>0.25,a
|
||||
clr a
|
||||
move #>-0.25,a
|
||||
andi #$00,CCR
|
||||
ori #$01,CCR
|
||||
clr a
|
||||
Reference in New Issue
Block a user