Firebee/FireBee_SVN
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

more testbench code

Browse Source
This commit is contained in:
Markus Fröschle
2014-06-15 06:05:23 +00:00
parent 55889b9e7b
commit 90bc4c409e
2 changed files with 90 additions and 89 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
vhdl/testbenches/ddr_ctlr_tb.vhd
View File

@@ -12,13 +12,12 @@ end ddr_ctlr_tb;
architecture beh of ddr_ctlr_tb is architecture beh of ddr_ctlr_tb is
signal clock : std_logic := '0'; -- main clock signal clock : std_logic := '0'; -- main clock
signal clock_33 : std_logic := '0'; -- 33 MHz clock
signal ddr_clk : std_logic := '0'; -- ddr clock signal ddr_clk : std_logic := '0'; -- ddr clock
signal FB_ADR : std_logic_vector(31 downto 0); signal FB_ADR : std_logic_vector(31 downto 0);
signal DDR_SYNC_66M : std_logic := '0'; signal DDR_SYNC_66M : std_logic := '0';
signal FB_CS1n : std_logic; signal FB_CS1n : std_logic;
signal FB_OEn : std_logic; signal FB_OEn : std_logic := '1'; -- only write cycles for now
signal FB_SIZE0 : std_logic := '1'; signal FB_SIZE0 : std_logic := '1';
signal FB_SIZE1 : std_logic := '1'; -- long word access signal FB_SIZE1 : std_logic := '1'; -- long word access
signal FB_ALE : std_logic := 'Z'; -- defined reset state signal FB_ALE : std_logic := 'Z'; -- defined reset state
@@ -29,7 +28,7 @@ architecture beh of ddr_ctlr_tb is
signal BLITTER_SIG : std_logic; signal BLITTER_SIG : std_logic;
signal BLITTER_WR : std_logic; signal BLITTER_WR : std_logic;
signal DDRCLK0 : std_logic; signal DDRCLK0 : std_logic;
signal CLK_33M : std_logic; signal CLK_33M : std_logic := '0';
signal FIFO_MW : std_logic_vector(8 downto 0); signal FIFO_MW : std_logic_vector(8 downto 0);
signal VA : std_logic_vector(12 downto 0); signal VA : std_logic_vector(12 downto 0);
signal VWEn : std_logic; signal VWEn : std_logic;
@@ -154,13 +153,14 @@ begin
stimulate_33mHz_clock : process stimulate_33mHz_clock : process
begin begin
wait for 30.3 ns; wait for 30.3 ns;
clock_33 <= not clock_33; CLK_33M <= not CLK_33M;
end process; end process;
stimulate_66MHz_clock : process stimulate_66MHz_clock : process
begin begin
wait for 66.6 ns; wait for 66.6 ns;
DDR_SYNC_66M <= not DDR_SYNC_66M; DDR_SYNC_66M <= not DDR_SYNC_66M;
DDRCLK0 <= DDR_SYNC_66M;
end process; end process;
stimulate : process stimulate : process
@@ -170,13 +170,11 @@ begin
case bus_state is case bus_state is
when S0 => when S0 =>
-- address phase -- address phase
report("State S0");
FB_ADR <= adr; FB_ADR <= adr;
FB_ALE <= '1'; FB_ALE <= '1';
FB_WRn <= '0'; FB_WRn <= '0';
bus_state <= S1; bus_state <= S1;
when S1 => when S1 =>
report("State S1");
-- data phase -- data phase
FB_ALE <= '0'; FB_ALE <= '0';
FB_CS1n <= '0'; FB_CS1n <= '0';
@@ -185,9 +183,12 @@ begin
bus_state <= S2; bus_state <= S2;
end if; end if;
when S2 => when S2 =>
report("State S2"); FB_CS1n <= '0';
bus_state <= S3;
when S3 => when S3 =>
report("State S3"); FB_ADR <= std_logic_vector(unsigned(FB_ADR) + 4);
bus_state <= S0;
FB_WRn <= 'Z';
when others => when others =>
report("bus_state: "); report("bus_state: ");
end case; end case;