Firebee/FireBee_SVN
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

change PCI area cache mode to CACHE_NOCACHE_PRECISE

Browse Source
This commit is contained in:
Markus Fröschle
2016-11-20 19:25:18 +00:00
parent 710db76ff6
commit 486bc3f063
2 changed files with 6 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
BaS_gcc/radeon/radeon_accel.c
View File

@@ -595,8 +595,8 @@ void radeon_subsequent_scanline_cpu_to_screen_color_expand_fill_mmio(struct fb_i
#else #else
BEGIN_ACCEL(4); BEGIN_ACCEL(4);
#endif #endif
OUT_ACCEL_REG(SC_TOP_LEFT, (y << 16) | ((x+skipleft) & 0xffff)); OUT_ACCEL_REG(SC_TOP_LEFT, (y << 16) | ((x + skipleft) & 0xffff));
OUT_ACCEL_REG(SC_BOTTOM_RIGHT, ((y+h) << 16) | ((x+w) & 0xffff)); OUT_ACCEL_REG(SC_BOTTOM_RIGHT, ((y+h) << 16) | ((x + w) & 0xffff));
OUT_ACCEL_REG(DST_Y_X, (y << 16) | (x & 0xffff)); OUT_ACCEL_REG(DST_Y_X, (y << 16) | (x & 0xffff));
/* Have to pad the width here and use clipping engine */ /* Have to pad the width here and use clipping engine */
OUT_ACCEL_REG(DST_HEIGHT_WIDTH, (h << 16) | ((w + 31) & ~31)); OUT_ACCEL_REG(DST_HEIGHT_WIDTH, (h << 16) | ((w + 31) & ~31));

6
BaS_gcc/sys/mmu.c
View File

@@ -297,7 +297,7 @@ int mmu_map_instruction_page(uint32_t virt, uint8_t asid)
struct mmu_page_descriptor_ram pci_descriptor = struct mmu_page_descriptor_ram pci_descriptor =
{ {
.cache_mode = CACHE_COPYBACK, .cache_mode = CACHE_NOCACHE_PRECISE,
.supervisor_protect = 0, .supervisor_protect = 0,
.read = 1, .read = 1,
.write = 1, .write = 1,
@@ -327,7 +327,9 @@ int mmu_map_data_page(uint32_t virt, uint8_t asid)
{ {
phys = virt; phys = virt;
page = &pci_descriptor; page = &pci_descriptor;
}; }
else
return 0;