IP migration and cleanup - again

FPGA_quartus_GE/altip/lpm_mux0.v

@@ -0,0 +1,117 @@
+// megafunction wizard: %LPM_MUX%
+// GENERATION: STANDARD
+// VERSION: WM1.0
+// MODULE: LPM_MUX 
+
+// ============================================================
+// File Name: lpm_mux0.v
+// Megafunction Name(s):
+// 			LPM_MUX
+//
+// Simulation Library Files(s):
+// 			lpm
+// ============================================================
+// ************************************************************
+// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
+//
+// 13.1.0 Build 162 10/23/2013 SJ Web Edition
+// ************************************************************
+
+
+//Copyright (C) 1991-2013 Altera Corporation
+//Your use of Altera Corporation's design tools, logic functions 
+//and other software and tools, and its AMPP partner logic 
+//functions, and any output files from any of the foregoing 
+//(including device programming or simulation files), and any 
+//associated documentation or information are expressly subject 
+//to the terms and conditions of the Altera Program License 
+//Subscription Agreement, Altera MegaCore Function License 
+//Agreement, or other applicable license agreement, including, 
+//without limitation, that your use is for the sole purpose of 
+//programming logic devices manufactured by Altera and sold by 
+//Altera or its authorized distributors.  Please refer to the 
+//applicable agreement for further details.
+
+
+// synopsys translate_off
+`timescale 1 ps / 1 ps
+// synopsys translate_on
+module lpm_mux0 (
+	clock,
+	data0x,
+	data1x,
+	data2x,
+	data3x,
+	sel,
+	result);
+
+	input	  clock;
+	input	[31:0]  data0x;
+	input	[31:0]  data1x;
+	input	[31:0]  data2x;
+	input	[31:0]  data3x;
+	input	[1:0]  sel;
+	output	[31:0]  result;
+
+	wire [31:0] sub_wire0;
+	wire [31:0] sub_wire5 = data3x[31:0];
+	wire [31:0] sub_wire4 = data2x[31:0];
+	wire [31:0] sub_wire3 = data1x[31:0];
+	wire [31:0] result = sub_wire0[31:0];
+	wire [31:0] sub_wire1 = data0x[31:0];
+	wire [127:0] sub_wire2 = {sub_wire5, sub_wire4, sub_wire3, sub_wire1};
+
+	lpm_mux	LPM_MUX_component (
+				.clock (clock),
+				.data (sub_wire2),
+				.sel (sel),
+				.result (sub_wire0)
+				// synopsys translate_off
+				,
+				.aclr (),
+				.clken ()
+				// synopsys translate_on
+				);
+	defparam
+		LPM_MUX_component.lpm_pipeline = 4,
+		LPM_MUX_component.lpm_size = 4,
+		LPM_MUX_component.lpm_type = "LPM_MUX",
+		LPM_MUX_component.lpm_width = 32,
+		LPM_MUX_component.lpm_widths = 2;
+
+
+endmodule
+
+// ============================================================
+// CNX file retrieval info
+// ============================================================
+// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
+// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
+// Retrieval info: PRIVATE: new_diagram STRING "1"
+// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
+// Retrieval info: CONSTANT: LPM_PIPELINE NUMERIC "4"
+// Retrieval info: CONSTANT: LPM_SIZE NUMERIC "4"
+// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_MUX"
+// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32"
+// Retrieval info: CONSTANT: LPM_WIDTHS NUMERIC "2"
+// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
+// Retrieval info: USED_PORT: data0x 0 0 32 0 INPUT NODEFVAL "data0x[31..0]"
+// Retrieval info: USED_PORT: data1x 0 0 32 0 INPUT NODEFVAL "data1x[31..0]"
+// Retrieval info: USED_PORT: data2x 0 0 32 0 INPUT NODEFVAL "data2x[31..0]"
+// Retrieval info: USED_PORT: data3x 0 0 32 0 INPUT NODEFVAL "data3x[31..0]"
+// Retrieval info: USED_PORT: result 0 0 32 0 OUTPUT NODEFVAL "result[31..0]"
+// Retrieval info: USED_PORT: sel 0 0 2 0 INPUT NODEFVAL "sel[1..0]"
+// Retrieval info: CONNECT: @clock 0 0 0 0 clock 0 0 0 0
+// Retrieval info: CONNECT: @data 0 0 32 0 data0x 0 0 32 0
+// Retrieval info: CONNECT: @data 0 0 32 32 data1x 0 0 32 0
+// Retrieval info: CONNECT: @data 0 0 32 64 data2x 0 0 32 0
+// Retrieval info: CONNECT: @data 0 0 32 96 data3x 0 0 32 0
+// Retrieval info: CONNECT: @sel 0 0 2 0 sel 0 0 2 0
+// Retrieval info: CONNECT: result 0 0 32 0 @result 0 0 32 0
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.v TRUE
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.inc FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.cmp FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0.bsf FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0_inst.v FALSE
+// Retrieval info: GEN_FILE: TYPE_NORMAL lpm_mux0_bb.v FALSE
+// Retrieval info: LIB_FILE: lpm