Sync with Fredi's source 22/06/2017
Blitter work.
This commit is contained in:
16
FPGA_by_Fredi/firebee1.fit.summary
Normal file
16
FPGA_by_Fredi/firebee1.fit.summary
Normal file
@@ -0,0 +1,16 @@
|
||||
Fitter Status : Successful - Thu Jun 22 14:20:25 2017
|
||||
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
|
||||
Revision Name : firebee1
|
||||
Top-level Entity Name : firebee1
|
||||
Family : Cyclone III
|
||||
Device : EP3C40F484C6
|
||||
Timing Models : Final
|
||||
Total logic elements : 20,227 / 39,600 ( 51 % )
|
||||
Total combinational functions : 18,217 / 39,600 ( 46 % )
|
||||
Dedicated logic registers : 5,767 / 39,600 ( 15 % )
|
||||
Total registers : 5906
|
||||
Total pins : 296 / 332 ( 89 % )
|
||||
Total virtual pins : 0
|
||||
Total memory bits : 355,360 / 1,161,216 ( 31 % )
|
||||
Embedded Multiplier 9-bit elements : 20 / 252 ( 8 % )
|
||||
Total PLLs : 4 / 4 ( 100 % )
|
||||
Reference in New Issue
Block a user