add config from 30-11-2018
This commit is contained in:
14
FPGA_30_11_2018/firebee1.map.summary
Normal file
14
FPGA_30_11_2018/firebee1.map.summary
Normal file
@@ -0,0 +1,14 @@
|
||||
Analysis & Synthesis Status : Successful - Fri Nov 30 13:05:51 2018
|
||||
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
|
||||
Revision Name : firebee1
|
||||
Top-level Entity Name : firebee1
|
||||
Family : Cyclone III
|
||||
Total logic elements : 21,598
|
||||
Total combinational functions : 18,132
|
||||
Dedicated logic registers : 5,800
|
||||
Total registers : 5874
|
||||
Total pins : 296
|
||||
Total virtual pins : 0
|
||||
Total memory bits : 355,360
|
||||
Embedded Multiplier 9-bit elements : 20
|
||||
Total PLLs : 4
|
||||
Reference in New Issue
Block a user